

a bus coupled to said controller, said bus configured after the boot sequence; and  
a programmable, non-volatile memory coupled to said bus, said memory storing  
system boot instructions.

22 (New). The system of claim 21 wherein said system boot instructions include the  
basic input/output system for said processor-based system.

23 (New). The system of claim 22 wherein said non-volatile memory is a FLASH  
memory.

24 (New). The system of claim 21 including a chipset coupled to said bus and having a  
general purpose output pin and an A20GATE pin, the general purpose output pin coupled to said  
A20GATE pin.


25 (New). The system of claim 24 wherein said A20GATE pin is adapted to create a  
unique boot address for said non-volatile memory.

**Remarks**

The Commissioner is authorized to charge any additional fees or credit any overpayment  
to Deposit Account No. 20-1504.

Respectfully submitted,

Date: June 27, 2003

  
\_\_\_\_\_  
Timothy M. Trop, Reg. No. 28,994  
TROP, PRUNER & HU, P.C.  
8554 Katy Freeway, Ste. 100  
Houston, TX 77024  
713/468-8880 [Phone]  
713/468-8883 [Fax]